Design and Verification of Five Port Router for Network on Chip Using VERILOG
نویسندگان
چکیده
منابع مشابه
five-port optical router design based on mach–zehnder switches for photonic networks-on-chip
we design and simulate a five-port optical router, which is composed of twenty mach-zehnder-based switching elements and twelve waveguide crossings for use in integrated photonic interconnection networks. we simulated and analyzed the operation of the proposed optical router from the aspects of insertion loss, power budget, q-factor and the minimum bit error ratio by use of optisystem simulator...
متن کاملFive-port optical router for photonic networks-on-chip.
We experimentally demonstrate a spatially non-blocking five-port optical router, which is based on microring resonators tuned through the thermo-optic effect. The characteristics of the microring-resonator-based switching element are investigated to achieve balanced performances in its two output ports. The optical router is fabricated on the SOI platform using standard CMOS processing. The eff...
متن کاملDesign of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip
Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...
متن کاملCongestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
Effective and congestion-aware routing is vital to the performance of network-on-chip. The efficient routing algorithm undoubtedly relies on the considered selection strategy. If the routing function returns a number of more than one permissible output ports, a selection function is exploited to choose the best output port to reduce packets latency. In this paper, we introduce a new selection s...
متن کاملArea and Power Efficient Router Design for Network on Chip
As network on chip (NoC) systems become more prevalent in today’s industry. Routers and interconnection networks are the main components of NoC. Therefore, there is a need to obtain low area and power models for these components so that we can better understand the area and power tradeoffs. In this paper a lowarea and power efficient NoC architecture is proposed by eliminating the virtual chann...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Electronics and Communication Engineering
سال: 2012
ISSN: 2278-8735,2278-2834
DOI: 10.9790/2834-0220710